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Abstract—The thermal behavior of power electronics devices
has been a crucial design consideration, because it is closely re-
lated to the reliability and also the cost of the converter system.
Unfortunately, the widely used thermal models based on lumps of
thermal resistances and capacitances have their limits to correctly
predict the device temperatures, especially when considering the
thermal grease and heat sink attached to the power semiconductor
devices. In this paper, frequency-domain approach is applied to the
modeling of the thermal dynamics for power devices. The limits of
the existing RC lump-based thermal networks are explained from
a point of view of frequency domain. Based on the discovery, a
more advanced thermal model developed in the frequency domain
is proposed, which can be easily established by characterizing the
slope variation from the bode diagram of the typically used Foster
thermal network. The proposed model can be used to predict not
only the internal temperature behaviors of the devices but also the
behaviors of the heat flowing out of the devices. As a result, more
correct estimation of device temperature can be achieved when
considering the cooling conditions for the devices.
Index Terms—Power electronics, power semiconductor device,
thermal model.
I. INTRODUCTION
POWER electronics are being widely used in many im-portant applications of energy conversion system like re-
newable energy production, motor drives, transportations, and
power transmission, where the cost of maintenances and fail-
ures might be high. Consequently, the reliability requirements
for power electronics in these systems are getting more critical
[1]–[4]. Thermal loading of power semiconductors are espe-
cially important, as it is one of the most expensive components
and dominant heat sources. It has been demonstrated in [5] that
the thermal dynamics under various time scales either inside or
outside the power semiconductors could contribute to the quan-
tified damage of the component. As stated in [6]–[12], the fast
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Fig. 1. Commonly used thermal networks for power device based on RC
lumps. (a) Cauer type, (b) Foster type.
thermal cycling inside the power devices may cause important
fatigues like bond-wire lift-off and cracks/voids in the chip sol-
dering layer, while the slower thermal variations outside the
device (i.e., on the case/base plate of device or heat sink) will
cause important fatigues like cracks on the soldering layer and
the thermal grease. As a result, the accurate temperatures estima-
tion, including the thermal dynamics either inside or outside the
power device are critical information, not only for the reliability
enhancement but also for the cost-efficient thermal management
of the power converter.
Unfortunately, the thermal stress of the power device is a chal-
lenge to model, because it is not only related to the characteristic
of the device itself, but also depends a lot on the performance of
the attached thermal grease and heat sink. Generally, the ther-
mal behavior for the power devices can be modeled by a series
of lumps of thermal resistance R and capacitance C [13]–[17],
which together are referred as the thermal impedance Z. Ac-
cording to the connection of RC lumps, they can be grouped
into Foster or Cauer-type thermal networks, as shown in Fig. 1.
The Cauer RC network based on the physical structure of the
device is considered to be a relatively correct model to describe
the thermal behaviors of power devices. However, an accurate
Cauer model is normally hard to use because the internal ge-
ometry, materials, and effective heat path of device have to be
all determined with the help of Finite Element Method (FEM)
simulation. On the other hand, the other RC network named
Foster type is more popularly used, because it is based on the
measurement of temperature dynamics of power devices [15],
[17], and is independent of the internal structure or material.
One problem with the Foster-type thermal network is that
its parameters are based on mathematical fitting of the mea-
sured/simulated temperature curves, and each of the RC lump
in the Foster network represents no physical meaning. There-
fore, by using this model, only the overall temperature behaviors
0885-8993 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information.
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Fig. 2. Cauer-type thermal network based on Fig. 3 as reference of study.
between the measured points can be guaranteed, provided with
a known temperature at the node where heat is flowing out [15].
It has been found that when extending the Foster-type thermal
network with the thermal models for the thermal grease and heat
sink, unrealistic temperature behaviors either inside or outside
the power devices will be experienced [13]–[17]. These draw-
backs make the Foster-type thermal model hard to be utilized
for thermal design or lifetime prediction, where the external
temperature and cooling conditions of the power devices need
to be carefully characterized.
In order to improve this problem of Foster thermal network,
a mathematical transformation is developed which can convert
the Foster network to an equivalent Cauer-type with the same
number of RC lumps [18], [19]. Although the obvious error of
the device temperature when including the cooling conditions
seems to be avoided, this mathematical transformation does not
regain any physical means of the internal structure of power
device, and the accuracy of the estimated device temperature
still need to be evaluated.
In the last decade, some more advanced modeling techniques
have been introduced to improve the prediction of thermal dy-
namics for power device [19]–[22]. However, they mainly focus
on the internal temperature behaviors of the device, and the
problems of the existing thermal models when considering the
external cooling conditions are not considered or solved.
In this paper, the power-loss/heat and temperatures of the
power semiconductor devices are considered as signals in the
frequency domain, and the corresponding frequency-domain
models are first established for several typically used thermal
networks. Afterwards, the performance and limits of the Foster
type and its equivalent Cauer-type thermal model are explained
from a new point of view. Based on the discovery, a new ther-
mal model is proposed which put more efforts to establish a
correct transfer function for the filtering of the power-loss, and
thereby, it can overcome some of the limits in the existing RC
thermal networks for the power devices. Finally, some simula-
tion and experimental results are given to validate the accuracy
and advantage of the proposal thermal model under both time
and frequency domains.
II. FREQUENCY-DOMAIN THERMAL MODELING AND LIMITS OF
THE EXISTING THERMAL MODELS BASED ON RC LUMPS
A multilayer Cauer-type thermal network for an IGBT mod-
ule is first defined as a study reference in this paper, as shown in
Fig. 2. This Cauer thermal model is extracted from the internal
structure and material specifications for a 1700V/100A IGBT
module used for wind power application, as shown in Fig. 3 and
Fig. 3. Construction of an IGBT module as reference for study.
Table I, a heat spreading angle of 45° is assumed in this case. It
can be seen that seven Cauer-type RC lumps are introduced to
represent seven layers of the internal materials of the device as
indicated in Fig. 2. In respect to the cooling conditions outside
the device, a large thermal resistance is used to represent the
thermal behavior of the thermal grease, and a series of small
thermal resistances with large thermal capacitances are used to
represent the thermal behavior of the heat sink. It is assumed that
the network in Fig. 2 and the parameters in Table I can correctly
reflect the temperature behaviors of the given IGBT module un-
der the given specifications and cooling conditions. Although,
more detail and complicated modeling techniques, such as [21]
and [22] can be introduced to refine the parameters in Table I,
they can be updated depending on the needs of accuracy, but
they are not considered in this paper.
Inspired by the typical approach used for the analysis of
electrical RC circuits, it is also possible to model the frequency-
domain characteristics of the thermal RC networks in order to
further understand the thermal behaviors and thermal dynamics
of the power device, which will be detailed as follows:
A. Thermal Modeling Under Frequency Domain—With Cauer
Network as Reference
Normally the power-loss Pin is injected into the J or 1 node
of the Cauer-type thermal network in Fig. 2, and a series of
temperatures and heat flow can be identified in this network. It is
noted that the power-loss or heat source Pin , which is generated
in the chips of the IGBT module, can be seen as a disturbance
signal; while the corresponding temperatures on each node of
the thermal network or different layers of the material can be
seen as response signals, so well as for the heat flowing after
each node/layer. As a result, the gain from the disturbance Pin
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TABLE I
PARAMETERS FOR THE MATERIAL, LAYER, AND THERMAL IMPEDANCE OF FIG. 3
Layers Thickness (mm) Density (g/cm3) Specific heat (J/kg °C) Thermal conductivity (W/m °C) Thermal resistance (K/W) Thermal capacitance (J/K)
Chip (Silicon) 0.3 2.3 790 83.6 0.0194 0.1021
Chip solder 0.05 9.7 260 78 0.0034 0.0179
Copper 0.3 8.9 397 386 0.0040 0.2092
DCB (Al2 O3 ) 0.7 3.7 880 18 0.1732 0.5118
Copper 0.3 8.9 397 386 0.0030 0.2732
Base solder 0.1 9.7 260 78 0.0048 0.0517
Base (Copper) 3 8.9 397 386 0.0209 4.0898
Thermal grease 0.021 2.25 NA 0.8 0.0518 NA
to each of the thermal response under Laplace domain can be
analytically solved with the information of R and C parameters.
One group of important relationships between the thermal
disturbance and responses is the gain from input heat Pin to the
temperature responses on each node of Fig. 2. These gains can
be solved by the following functions:
ZRefP in TX −H (s) =
TX (s) − TH (s)
Pin
=
⎧
⎨
⎩
1/( 1R ch +R j c X
+ s · Cj c X ) if X = 7
1/( 1
Z R e fP in T X + 1−H
(s)+R j c X
+ s · Cj c X ) if X = 1 to 6
(1)
where s is the Laplace operator, ZRefP i n TX −H (s)represents the
impedance from input loss (Pin ) to the temperature difference
between node X and the heat-sink node H (TXH ), when the
referenced Cauer network (Ref) is analyzed. Rch is the ther-
mal resistance of thermal grease, RjcX represents the thermal
resistance of each of the seven layers inside the IGBT module,
and CjcX is the thermal capacitance for each layer. The detailed
parameters of Rch , CjcX , and RjcX can be found from Table I. It
is noted that for simplicity of analysis, the heat sink temperature
TH is considered as a reference temperature in the modeling
process of this paper, because normally the thermal capacitance
of suitable heat sink is a factor of 100–1000 compared to the
internal thermal capacitance of power device; and the temper-
ature on node H is much more stable than the temperatures on
nodes 1 to C. However, other reference node such as ambient A
can be chosen as the reference temperature, coming with some
small deviations in function (1).
Another group of important relationships between the thermal
disturbance and responses are the gains from input heat Pin to
the heat flowing out of each node in Fig. 2. This group of
relationships typically is not considered in most of the existing
thermal networks, and can be solved as the following functions
for the reference Cauer model: (2) shown at bottom of the page.
where GRef
P i n P X
(s) represents the gain from input heat/loss (Pin )
to the heat flowing out of node X (PX ), when the reference
Cauer network (Ref) is chosen.
Based on (1) and (2), the gain from Pin to the temperature
difference between junction node J and case node C, as well as
the gains from Pin to the heat flowing out of the device Pout ,
can be solved as
ZRefP in T j c (s) =
Tj H (s) − Tc H (s)
Pin
= ZRef
P in T 1 H
(s) − Rch · GRefP in P7 (s) (3)
GRef
P in P o u t
(s) = GRef
P in P 7
(s). (4)
It is noted that GP in T jc and GP in P out are selected as two
of the indicators to benchmark the accuracy of thermal models
focused in this paper. As a result the frequency-domain model
for the reference seven-layers Cauer-type thermal network is
established.
B. Thermal Modeling Under Frequency Domain—Foster
Network
When applying a step power-loss Pin to the reference Cauer
network shown in Fig. 2, the temperature response in node J
and C can be measured and recorded, afterwards the Foster-
type thermal network, and its RC parameters can be extracted
by curve-fitting the time-domain temperature responses with the
following functions [10]:
ZFosterjc (t) =
Tj (t) − Tc(t)
Pin
=
X∑
n=1
Rfn · (1 − e−t/(R f n ·C f n ))
(5)
where Rfn and Cfn represent the mathematically-solved thermal
resistance and thermal capacitance for the Foster thermal net-
work, and are connected in the form as indicated in Fig. 4. In (5)
X means the number of pairs for the used Rfn and Cfn , normally
four pairs of the Foster RC parameters can achieve an accurate
fitting to most of the temperature responses between nodes J
GRefP i n PX (s) =
⎧
⎪⎪⎨
⎪⎪⎩
GR e fP i n P X + 1
(s)
R ch +R j c X
/( 1R ch +R j c X + s · CjcX), if X = 7
GR e fP i n P X −1
(s)
GR e fP i n T X + 1 H
(s)+R j c X
/( 1GP in T X + 1 H (s)+R j c X
+ s · CjcX), if X = 1 − 6
(2)
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Fig. 4. Foster-type 4L thermal network fitted from the referenced Cauer net-
work shown in Fig. 2. (J denotes junction node, C denotes case node, H denotes
heat-sink node, A denotes ambient node).
TABLE II
RC PARAMETERS OF THE FOSTER AND EQUIVALENT CAUER
NETWORK IN FIGS. 4 AND 5
Foster network Equivalent Cauer network
Thermal resistance
Rf1–4 (W/K)
Thermal
capacitance
Cf1–4 (J/K)
Thermal resistance
Rec1–4 (W/K)
Thermal
capacitance
Cec1–4 (J/K)
0.0014 15.646 0.0249 0.1062
0.0188 0.0023 0.1602 0.7285
0.0892 0.4059 0.0422 8.39
0.1191 0.1167 0.0013 11950
and C for the IGBT module. In this paper, the RC parameters
are summarized in Table II.
The gain from input loss Pin to the temperature difference
between node X and heat sink, as well as the gain from input
loss Pin to the heat flow/power-loss after each node X can be
solved in (6) and (7), respectively, for the Foster thermal network
as
ZFosterP in TX H (s) =
4∑
n=X
Rfn
RfnCfn · s + 1
+ Rch (6)
GFosterP in PX (s) = 1. (7)
Then the two benchmark indicators ZP i n T jc and GP in P out for
the given four-layers Foster thermal network can be solved in
ZFosterP in T j c (s) =
4∑
n=1
Rfn
RfnCfn · s + 1
(8)
GFosterP in Po u t (s) = 1. (9)
C. Thermal Modeling in the Frequency Domain—Equivalent
Cauer Network [18]
This type of thermal network targets to solve some problems
of the Foster-type thermal network as aforementioned, and it
is often used for the electro-thermal simulation of the power
device temperature. By applying the mathematical transforma-
tion and boundary conditions shown in [18], the Foster-type RC
network in Fig. 4 can be converted to an equivalent Cauer-type
thermal network with the same pair numbers of RC parameters
but different values, as shown in Fig. 5 and Table II.
Thereby, the frequency-domain thermal model for the given
four-layers equivalent Cauer RC network can be established. The
gain from input loss Pin to the temperature difference between
node X and heat sink, as well as the gain from input loss Pin
Fig. 5. Equivalent 4L Cauer-type thermal network converted from the Foster
network shown in Fig. 4. (J denotes junction node, C denotes case node, H
denotes heat-sink node, A denotes ambient node).
to the heat-flow/power-loss after each node X can be solved in
(10), and (11) shown at bottom of the next page, respectively.
The two benchmark indicators ZP in T jc and GP in P out can be
solved in (12) and (13):
ZeqCauerPi n TX H (s) =
TX − TH
Pin
=
⎧
⎨
⎩
1/( 1R ch +R e c X + s · CecX), if X = 4
1/( 1
Z e q C a u e rP in T X + 1 H
(s)+R e c X
+ s · CecX), if X = 1 to 3
(10)
ZeqCauerP in T j c (s) =
Tj H − Tc H
Pin
= ZeqCauerP in T1 H (s) − Rch · G
eqCauer
P in P4
(s) (12)
GeqCauer
P in P o u t
(s) = GeqCauer
P in P 7
(s). (13)
D. Limits of the Existing Thermal Models Based on RC Lumps
With the built frequency-domain models of the three types of
thermal networks, the Bode plot of some interesting gains can be
compared. One benchmark Bode plot is the gain from loss Pin
to the temperature difference between junction and case, which
is normally provided by the manufacturer datasheet or measured
by the user as an important thermal characteristic of the power
device. As it can be seen in Fig. 6(a), the difference in gains
among the three types of thermal models is almost ignorable.
However, when comparing the Bode plot of the other bench-
mark gains from Pin to the output heat of power device Pout ,
the difference among the three types of thermal models are sig-
nificant, as shown in Fig. 6(b): As the correct thermal behavior
assumed in this paper, the reference seven-layers Cauer-type
thermal network (Cauer_ref) behaves like a second-order low-
pass filter (LPF) to the input heat Pin with bandwidth around
0.5 Hz. The curve-fitted four-layers Foster-type thermal network
(Foster_4L) behaves transparently to the frequency components
of Pin , whose disturbances will be immediately seen by the ther-
mal grease and heat sink outside the power device (obviously
incorrect in real case). On the contrary the equivalent four-
layers Cauer-type thermal network (eqCauer_4L) transformed
from Foster_4L has much lower bandwidth compared to the
Cauer_Ref, which means many important disturbances of Pin
in the real case will be blocked and not seen by the thermal
grease and heat sink.
By including a large thermal resistance Rch of the thermal
grease to the three thermal networks, the Bode plot of the gains
from Pin to the junction temperature Tj with different thermal
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Fig. 6. Bode plot of critical gains in various thermal networks under frequency
domain. (Cauer_ref: reference seven-layer Cauer thermal network, Foster_4L:
four-layer Foster-type fitting network to the temperature response of Cauer_ref,
EqCauer_4L: mathematical transformation from Foster_4L to the equivalent
Cauer type). (a) Gains from Pin to Tjc (b) Gains from Pin to Pout .
Fig. 7. Bode plot of gains from Pin to Tj in various thermal networks. (Heat-
sink temperature TH is used as reference temperature, Cauer_ref: reference
seven-layer Cauer-type thermal network, Foster_4L: four-layer Foster-type fit-
ting network to the temperature response of Cauer_Ref network, EqCauer_4L:
mathematical transformation from Foster_4L to the equivalent Cauer type).
networks are shown in Fig. 7, (with heat-sink temperature TH
as the reference temperature). It can be seen that the limits of
the Foster_4L and eqCauer_4L thermal network can be more
clearly identified: The Foster_4L has a good agreement with
the reference Cauer model at lower frequency band, but there
is a large error on the high-frequency band. On the contrary,
the eqCauer_4L has a good agreement with the reference Cauer
Fig. 8. Time-domain simulation of the junction temperature under a step
power-loss in various thermal networks (100-W loss step at 1 s, TH = 25°C).
model at high-frequency band, but there is a large error at the
low-frequency band.
The time-domain simulations also agree with the behaviors
predicted in the frequency domain, as shown in Fig. 8, where
a step power-loss Pin of 100 W at the time of 1 s is applied to
various thermal networks. It can be seen that compared to the
Cauer_Ref model, the Foster network has no filtering effect to
the injected power-loss/heat, which immediately flows through
the thermal grease outside the device, and results in a large
error at the beginning of the thermal transient of the junction
temperature Tj ; but the steady-state Tj is more consistent with
the Cauer_Ref. The equivalent Cauer-type network converted
from the Foster type has an overfiltering effect to the injected
power-loss/heat, and thereby the junction temperature Tj has a
large error at the steady-state, but it has good agreement at the
beginning of the thermal transient with the Cauer_Ref.
As a conclusion, either the Foster or its equivalent Cauer-type
thermal network has their limits to describe the correct thermal
dynamics of the power device. The key to achieve more cor-
rect thermal modeling, especially when considering the thermal
grease and heat sink, is to create a correct filtering to the power-
loss—or correct heat-gain from Pin to Pout(GP in P out) under
the frequency domain.
III. NEW THERMAL MODEL FOR POWER DEVICE UNDER
FREQUENCY DOMAIN
A. Characterization of the Heat Flowing Out of Device
In the practice, the Cauer-type RC parameters based on the
structure and material of the power semiconductor devices is
difficult to be accurately accessed; and the correct heat-gain
GeqCauerPi n PX (s) =
⎧
⎪⎪⎨
⎪⎪⎩
G e q C a u e rP i n P X −1
(s)
R ch +R e c X
/( 1R ch +R e c X + s · CecX), if X = 4
G e q C a u e rP i n P X −1
(s)
G e q C a u e rP i n T x + 1 H
(s)+R e c X
/( 1
G e q C a u e rP in T x + 1 H
(s)+R e c X
+ s · CecX), if X = 1 to 3
(11)
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Fig. 9. Bode plot of heat-gains in different nodes of the reference seven-layers
Cauer network.
Fig. 10. Transforming of the 7L-Cauer-type network to three cascaded LPF
according to the frequency behaviors of Fig. 9.
from Pin to Pout is also hard to be directly solved from the
commonly used Foster-type thermal network. Thereby, other
approaches have to be investigated in order to find the correct
gain from Pin to Pout .
As illustrated in Fig. 9, by looking at the slopes and cor-
ner frequencies of the heat-gains GP i n P 1 to GP i n P 7 , the seven
layers of materials in the reference Cauer network can be
generally seen as a series of LPFs, and can be classified into
three dominant groups: The first group consists of layers from
chip to the upper copper as shown in Fig. 10, (see Nodes 1–4 in
Fig. 2), the second group consists of layers from DCB to Base
solder (Nodes 4–7), and the third group consists of layer of base
plate (Nodes 7–C). It is interesting to see that in each group of
material layers, the frequency behaviors of heat-gains are very
similar to each other. The characteristics (corner frequencies
and slope changes) among the three groups of heat-gains gen-
erally follow the behaviors of three cascaded LPFs. As a result,
the reference seven-layer Cauer-type thermal network for the
device can be degraded to three-cascaded first-order LPFs, as
illustrated in Fig. 10, where Cjc123 , Cjc456 , Cjc7 represent the
virtual thermal capacitances for each dominant group of layers,
and P123 , P456 , P7 represent the virtual heat flowing out of each
dominant group of layers.
Because the DC gains of the heat transfer function on each
node all equal to 0 dB, the key to establish correct gain from
input loss Pin to output loss of device Pout(GP i n P out), is to
identify the three dominant corner-frequencies of the cascade
LPF shown in Fig. 9.
Based on the simplified thermal network shown in Fig. 10,
the benchmark thermal impedance of the power device ZP in T jc
Fig. 11. Bode plot and slope of thermal impedance gains for the reference 7L
Cauer-type network.
Fig. 12. Identified corner-frequencies from bode plot of ZP inT j c in Fig. 11.
can be revised as the sum of three parts
ZP in TJ C (s) = ZP in TJ 4 (s) + ZP in T4 7 (s) + ZP in T7 C (s)
= GP in P1 2 3 (s) ·
3∑
X =1
RjcX + GP in P4 5 6 (s)
·
6∑
X =4
RjcX + GP in P7 (s) · Rjc7 . (14)
By ignoring some of the high frequency band behaviors in
the heat-gains GP inP 456 , GP inP 7 , and only considering their
first-order low-pass filter behaviors, (14) can be simplified as
ZP in TJ C (s) ≈ GP in P1 2 3 (s) · Rjc1−3 + GP1 2 3 P4 5 6 (s)
·Rjc4−6 + GP4 5 6 P7 (s) · Rjc7
=
1
1
2πfc r 1
· s + 1
· Rjc1−3 +
1
1
2πfc r 2
· s + 1
·Rjc4−6 +
1
1
2πfc r 3
· s + 1
· Rjc7 (15)
which is equivalent to the form of three-layers Foster thermal
network under frequency-domain, and the frequencies fcrx on
each layer of the Foster network is the same as the corner fre-
quencies in the heat-gains.
It can be seen that the thermal impedance ZP in T jc is in-
herently correlated with the heat-gains of the three dominant
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Fig. 13. Bode plot of heat-gain GP i n P out by different thermal networks.
Fig. 14. Proposed thermal model for power device based on frequency
domain.
groups of material. Therefore, it is possible to extract the corner-
frequencies of the heat-gains from the thermal impedance
ZP in T jc , which can be more accurately and easily acquired with
experimental measurement. Then, the key of the question is to
determine the correct values of corner frequencies and thermal
resistance on each layer of (15), by knowing the behaviors of
ZP in T jc(t).
In Fig. 11, the Bode diagram of ZP i n T jc(s) and its three
components ZP in T 14 , ZP i n T 47 , and ZP i n T 7C are plotted with
the slope changing information, several corner-frequencies on
ZP in T 14 , ZP in T 47 , and ZP i n T 7C can be seen. By applying a de-
viating operator F(x) to the ZP i n T jc(s), as illustrated in (16),
the slope deviation on the amplitude of the ZP i n T jc (s) can be
identified, as shown in Fig. 12, in which the turning points (rep-
resenting several critical frequencies f1–f3) are closely related to
the corner frequencies fcr1–fcr3 on the three groups of heat-gains
in Fig. 9
F (x) =
d2
dx2
20 × log10
(∣
∣ZP i n Tj c (x)
∣
∣) (16)
(The transfer function ZP i n T j c (s) is first converted to the
function of frequency f as ZP i n T j c (f) by replacing a with 2πf ·
j, and then ZP in T j c (f) is converted to a function of intermedia
variable x as ZP in T j c by replacing f with 10
x ).
However, according (15), the critical-frequencies identified
from ZP in T jc are slightly different from the corner-frequencies
in the heat-gains, because the corner-frequencies in the heat-
gains will be disturbed during the weighted summing up with
RjcX to compose ZP in T jc .
Fig. 15. Bode plot of gains from Pin to Tj in various thermal networks. (TH
is used as a reference temperature).
Fig. 16. Time-domain simulation of the thermal dynamics under a step power-
loss in the proposed thermal network (same conditions of Fig. 8, 100 W loss
step at 1 s).
One solution to this problem is to refit ZP in T jc(t) with a new
Foster network, by setting the boundary conditions of fitting
algorithm with the numbers and ranges of critical frequencies
f1–f3 identified from Fig. 12. As a result the parameters in each
layer of (15) can be solved, which includes the information
of critical frequencies fcr1–fcr3 in the heat-gains. It is noted
that the number of Foster layers used for refitting depends on
the number of critical frequency identified from ZP in T jc(s).
In the case of the given IGBT module for case study, three
critical frequencies f1 = 0.316, f2 = 1.422, and f3 = 74.129
Hz can be identified from ZP in T jc(s) as boundary conditions for
fitting, and three frequencies of fcr1 = 0.38, fcr2 = 1.36, and
fcr3 = 70.36 Hz, can be solved from the fitted Foster network
as the corner frequencies for heat-gains.
By cascading the three first-order LPFs with the extracted
corner frequencies and unity DC gain, the heat-transfer function
GP in P out for the power device can be recomposed by only the
information of the measured Foster-type thermal impedance
ZP in T jc . So the LPF for the power-loss can be calculated as
GLPF(s) =
2πfcr1
s + 2πfcr1
· 2πfcr2
s + 2πfcr2
· 2πfcr3
s + 2πfcr3
. (17)
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Fig. 17. Experimental setup and sensor locations for the thermal measure-
ments of power device. (a) Sensors attached in the base plate of device.
(b) Sensors attached in the heat sink.
Fig. 18. Measured thermal dynamics under a step power-loss of 26.3 W in a
IGBT chip.
In Fig. 13, the Bode plot of the heat-gains GP i n P out by the
new methods are shown, and it can be seen that the extracted
third-order LPF from the Foster thermal network has almost
the same frequency behavior with the GP i n P out in the reference
Cauer thermal network. As a comparison, the GP i n P out of the
Foster thermal network in Fig. 4 is also shown.
B. New Thermal Model in the Frequency Domain
As a result, a new thermal model is proposed based on the
extracted GP in P out . As shown in Fig. 14, the proposed ther-
mal model contains of two paths: The first thermal path is used
for the junction-temperature estimation inside power device. In
this path, the datasheet-based or experimentally measured Foster
thermal networks of power device are used, and only a reference
temperature, whose value is determined by the case temperature
TC from the other thermal path, is connected. The second ther-
mal path is used for the temperature estimation outside device.
In this path the extracted LPF from the Foster thermal network
is used to model the loss behaviors flowing out of the device,
and the filtered loss can create correct temperature behavior of
thermal grease TCH and heat sink THA outside the devices.
TABLE III
EXTRACTED PARAMETERS OF THE FOSTER AND EQUIVALENT CAUER
NETWORK FROM THE EXPERIMENTAL RESULTS
Foster network Equivalent Cauer network
Thermal resistance
Rf1–3 (W/K)
Thermal
capacitance
Cf1–3 (J/K)
Thermal resistance
Rec1–3 (W/K)
Thermal
capacitance
Cec–3 (J/K)
0.0219 46.6 0.3466 0.3713
0.2019 0.631 0.01655 60.43
0.1395 0.920 0.000196 661.9
Fig. 19. Bode plot of the measured thermal impedance from Pin to Tjc
(ZP inT j c ).
The two benchmark indicators ZP inT J C and GP inP out for
the new thermal model can be solved in (18) and (19), and then
the gain from Pin to junction temperature can be calculated in
(20)
GNewP in T j c (s) = G
Foster
P in T j c
(s) (18)
GNewP in Po u t (s) = GLPF(s) (19)
ZNewP in Tj (s) =
Tjc + Tch
Pin
= ZFosterP in T j c (s) + Rch · GLPF(s). (20)
The Bode plot of ZP inT j and the time-domain simulation
on the same conditions of Fig. 8 are implemented on the new
thermal model, as shown in Figs. 15 and 16, respectively. It
can be seen that, there are good agreement of the new ther-
mal model with the reference seven-layer Cauer model both
in the frequency domain and in the time domain. It is noted
that the new thermal model is only based on the information
of Foster-type thermal network, which is commonly accessed
from the datasheet or external measurements of device, and it
is independent of the internal materials, structure, and heat-path
information of devices, being a promising advantage.
IV. EXPERIMENTAL CHARACTERIZATION AND VALIDATION
A 30-A/1200-V power Module for PV application is used to
validate the performance of the proposal thermal model. A few
optical fibers from Opsens for thermal measurements are set to
the chips, baseplate, heat sink, and the air channel in the heat
sink to monitor several critical temperature nodes in the thermal
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Fig. 20. Identified corner-frequencies from bode plot of ZP i n T j c in Fig. 19.
Fig. 21. Extract the insignificant critical frequency f1 from Fig. 20.
networks, as illustrated in Fig. 17, where a 1-mm depth of gap
is curved on the baseplate of module and a 1-mm-diameter
hole is drilled into the heat sink for the mounting of sensors.
The measuring point for the junction node is in the center of a
MOSFET chip, and the rest of measured nodes are all allied in
the heat path right beneath the chip of the module. The optical
sensor has a measurement range of −40 °C to +250 °C with an
accuracy of ±0.3 to 0.8 °C, and the response time is limited to
5 ms.
Then, the target MOSFET chip is turned OFF with constant
current of 20 A and conduction voltage of 1.315 V, which is
equivalent to a step power-loss of 26.3 W applied to the thermal
networks of the power module. The junction temperature Tj ,
case temperature Tc , heat-sink temperature Th , and ambient
temperature Ta are recorded in the time span of 15 s, as shown
in Fig. 18. Because the conduction voltage of device is not
constant during the turn-on process, actually the voltage at the
instant of turning OFF is measured, and then a mathematical
transformation is applied to the recorded waveforms to make
the temperatures rise along with the time.
A. Characterization of Thermal Behaviors under
Frequency Domain
By initially fitting the measured temperature difference of Tj
and Tc with the functions shown in (5), the four-layer Foster-
type thermal network for the power module can be established,
and the RC parameters are shown in Table III. As a result, the
Fig. 22. Extracted heat-gain GP in P out from Fig. 21.
Fig. 23. Flow chart to acquire ZP in T j c (s) and LPF(s) in Fig. 14.
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Fig. 24. Comparison of the estimated temperatures of device by various ther-
mal models (the measured TH is set as reference temperature). (a) Junction
temperature Tj . (b) Base-plate temperature Tc .
frequency-domain thermal impedance GP i n T jc for the measured
power module is plotted in Fig. 19.
By deviating the slope of ZP i n T jc , the critical-frequencies on
the ZP in T jc can be identified, as shown in Fig. 20. It is noted
that only two critical frequencies are seen in the experimental
results, because the response time of the sensor is limited at
5 ms, which corresponds to a cut-off frequency around 30 Hz,
and this will filter out many high-frequency behaviors.
Another important discovery from Fig. 20 is that the critical
frequency f1 is not so significant to be accurately identified; this
is mainly because the thermal resistance at this band is much
smaller than the one around f2 , based on the function (14). The
solution to this problem is to set only one critical frequency
f2 as boundary condition for the fitting algorithm, with undeter-
mined numbers of RC layers. After refitting ZP i n T jc(s), the new
foster network should contain one layer (referred as Zf 2(s)) that
represents the corner frequency of fcr2 in the heat-gain and cor-
responding thermal resistance. Afterwards, the rest of the critical
frequencies in ZP inT jc(s) can be more accurately identified by
analyzing the function of ZP i n T jc(s) − Zf 2(s), which excludes
the behaviors of Zf 2(s), as illustrated in Fig. 21.
By refitting the frequency behaviors of ZP i n T jc with a new
Foster thermal network, and setting the boundary conditions
of the numbers and ranges of critical frequency f1 and f2 to
the fitted RC pairs, the corner frequencies for the LPF of the
power-loss can be extracted, in this case fcr1 = 0.379 and fcr2 =
1.452, and the GP in P out of the power module can be plotted in
Fig. 22.
As a summary, the flow chart to extract the proposal new
thermal model is shown in Fig. 23, where the inputs and outputs
of the process are demonstrated.
B. Comparison of the Thermal Models
The experimentally recorded junction temperature Tj and
case temperature Tc , as well as the estimated temperatures by
using various thermal networks are shown in Fig. 24(a) and (b),
respectively, where the heat-sink temperature by experiment is
used as the reference temperature for the models. It is noted
that the response time of the temperature sensors is limited to
5 ms, making the step response of thermal dynamics below 0.1 s
slower than the actual value; and therefore, only the thermal
dynamics above 0.1 s is shown and used for the analysis. As
it can be seen, the experimental results agree well with the
simulations shown in Figs. 8 and 16: The proposed thermal
model can not only correctly reflect the thermal behaviors of
the temperatures inside the power device, but also has a good
agreement with the thermal behaviors outside the power devices,
which is hard to be achieved by the existing Foster and its
equivalent Cauer thermal networks.
V. CONCLUSION
Frequency-domain modeling is conducted on several typi-
cally used thermal networks for power semiconductor devices.
It is found that either the widely used Foster type or its equiva-
lent Cauer-type thermal networks have their limits to correctly
predict the device temperatures, especially when considering
the cooling conditions outside the device. The main reason is
due to the incorrect heat behavior flowing out of the device.
A new thermal model is proposed in this paper, which put
more efforts to establish a correct transfer function for the filter-
ing effects of the power-loss. It is only based on the information
of Foster-type thermal network, which is easily accessible from
the datasheet or external measurements, and it is independent
of the internal materials and structure information of devices.
Compared to the existing thermal models, the proposed model
can achieve a more correct estimation of the device temperature,
when considering the cooling conditions.
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